Logo
Login Sign Up
Current Revision

IPC J-STD-012

Implementation of Flip Chip & Chip Scale Technology
Best Price Guarantee

$183.00


Sub Total (1 Item(s))

$ 0.00

Estimated Shipping

$ 0.00

Total (Pre-Tax)

$ 0.00


or
Institute for Interconnecting and Packaging Electronic Circuits Logo

IPC J-STD-012

Implementation of Flip Chip & Chip Scale Technology

Document Preview
Implementation of Flip Chip & Chip Scale Technology
This informative document describes the implementation of flip chip and related chip scale semiconductor packaging technologies. The areas discussed include design considerations, assembly processes, technology choices, application and reliability data. Chip packaging variations include flip chip, HDI, micro BGA, micro SMT and SLICC. Also provides general information on implementing flip chip and chip scale technologies for creating multichip modules, I/C cards, memory cards and very dense surface mount assemblies. Developed by IPC, EIA, MCNC and Sematech. 113 Pages. Released January 1996. Equivalent to IEC Publicly Available Standard (PAS) 6208
SDO IPC: Institute for Interconnecting and Packaging Electronic Circuits
Document Number J012
Publication Date Not Available
Language en - English
Page Count
Revision Level 0
Supercedes
Committee
Publish Date Document Id Type View
Not Available J-STD-012 Revision