Logo
Login Sign Up
Current Revision

IEEE/IEC 62142-2005

IEC/IEEE International Standard - Verilog(R) Register Transfer Level Synthesis
Best Price Guarantee
Instant

$421.00


Sub Total (1 Item(s))

$ 0.00

Estimated Shipping

$ 0.00

Total (Pre-Tax)

$ 0.00


or
Institute of Electrical and Electronics Engineers Logo

IEEE/IEC 62142-2005

IEC/IEEE International Standard - Verilog(R) Register Transfer Level Synthesis

PUBLISH DATE 2005
PAGES 116
IEEE/IEC 62142-2005
- Inactive-Withdrawn. Replaces IEEE Std 1364.1-2002. To develop a standard syntax and semantics for Verilog RTL synthesis. This standard shall define the subset of IEEE 1364 (Verilog HDL) which is suitable for RTL synthesis and shall define the semantics of that subset for the synthesis domain. This standard shall be based on the current existing standard IEEE 1364.
SDO IEEE: Institute of Electrical and Electronics Engineers
Document Number 62142
Publication Date Dec. 18, 2005
Language en - English
Page Count 116
Revision Level
Supercedes
Committee Design Automation
Publish Date Document Id Type View
Dec. 18, 2005 62142-2005 Revision