Logo
0
+1 888 608-7511
Need help finding a standard? Help Desk
Logo
Login Create Account
Logo
Create Account Login

IEEE 1076.4-2000

Current Revision
IEEE Standard VITAL Application-Specific Integrated Circuit (ASIC) Modeling Specification
Best Price Guarantee Published: Sep 28, 2001 en - English 429 Pages
Sub Total (1 Item(s)) $ 0.00
Estimated Shipping $ 0.00
Total (Pre-Tax) $ 0.00
View in Library
Buy Now
or
Institute of Electrical and Electronics Engineers Logo

IEEE Standard VITAL Application-Specific Integrated Circuit (ASIC) Modeling Specification

PUBLISH DATE 2001
PAGES 448
Revision Standard - Inactive-Withdrawn. The VITAL (VHDL Initiative Towards ASIC Libraries)ASIC Modeling Specification is defined in this standard.This modeling specification defines a methodology which promotes the development of highly accurate, efficient simulation models for ASIC (Application-Specific Integrated Circuit)components in VHDL.
To provide a standard method of modeling ASICs in VHDL. This method is aimed at providing efficient, accurate, and tool independent simulation suitable for large chip-level designs typical of those which are based on ASICs.
Current industry methods for designing complex chip-level designs rely on proprietary solutions which are based on specific commercial tools. This standard provides an effective means of performing those designs in a standard, non-proprietary manner that is independent of specific tools. This promotes cost effective design flows and promotes healthy levels of competition in the electronic design industry. This standard builds on the work of IEEE 1076 VHDL which is a standard hardware description language designed to allow such tool independent electronic design.

Failed to load document history.

Publish Date Document Id Type View