IEEE 1005-1998

Current Revision
IEEE Standard Definitions and Characterization of Floating Gate Semiconductor Arrays

Best Price Guarantee Feb 9, 1999 English 129 Pages

Sub Total (1 Item(s)) $ 0.00
Estimated Shipping $ 0.00
Total (Pre-Tax) $ 0.00
View in Library
or
Institute of Electrical and Electronics Engineers Logo

IEEE Standard Definitions and Characterization of Floating Gate Semiconductor Arrays

PUBLISH DATE 1999
PAGES 129
Revision Standard - Inactive-Withdrawn. This standard describes the underlying physics and the operation of floating gate memory arrays, specifically, UV erasable EPROM, byte rewritable E 2 PROMs, and block rewritable flash EEPROMs. In addition, reliability hazards are covered with focus on retention, endurance,and disturb. There are also clauses on the issues of testing floating gate arrays and their hardness to ionizing radiation.
Modify the present FGA standard to include floating gate "flash" EEPROM's that use Fowler-Nordheim tunneling and/or hot electron injection programming techniques. Hot electron injection EPROM's are included for completeness.
Flash EEPROM technology is not currently included in the standard, but is a rapidly growing technology in terms of use. This amendment defines terms used in this technology, explains its operation and limitation. It is intended to assist users in selecting, specifying, using and testing Floating Gate Memory Arrays.
Loading...

Failed to load document history.

Publish Date Document Id Type View